
CONTENTS

Preface

Part I Fundamental Concepts

1	Switching Algebra and Standard Boolean Functions	
1-1	Introduction and Instructional Goals	4
1-2	A Mathematical Model	7
1-2-1	Two-Valued Switching Circuits	7
1-3	The Algebra of Logic	8
1-3-1	Defining a Boolean Algebra Based on Huntington's Postulates	10
1-3-2	OR, AND, and Complement Operator Definitions	12
1-4	Digital Logic Functions	16
1-4-1	Digital Design Compared to Digital Analysis	20
1-5	Introduction to Logic Symbols	23
1-5-1	OR Elements	23
1-5-2	AND Elements	23
1-5-3	Qualifying Symbols	24
1-5-4	Physical Integrated Circuit Devices	25
1-6	Boolean Algebra Theorems	26
1-6-1	Principle of Duality	27
1-6-2	Proving Theorems Using the Boolean Postulates	27
1-6-3	Proving Theorems Using Venn Diagrams	29
1-6-4	Proving Theorems Using Perfect Induction	32
1-7	Minimizing Boolean Functions Algebraically	34
1-7-1	Minimizing a Function by First Expanding the Function	35
1-8	Canonical or Standard Forms for Boolean Functions	38
1-8-1	Standard Sum of Products Form	38
1-8-2	Standard Product of Sums Form	41

1-8-3	Converting between Standard Forms	44
1-8-4	Comments on Functional Completeness	48
1-9	Specifying Designs Using Logic Descriptions	53
1-9-1	The Language Statement Description	53
1-9-2	The Truth Table Description	54
1-9-3	The Logic Statement Description	55
1-10	Number of Different Functions for n Independent Variables	
	References	
	Problems	
2	Number Systems, Number Representations, and Codes	
2-1	Introduction and Instructional Goals	67
2-2	Number Systems	68
2-2-1	The Roman Number System	68
2-2-2	Weighted-Positional Number Systems	69
2-3	The Binary Number System	71
2-3-1	Using Octal and Hexadecimal Numbers	
2-4	Converting from Decimal to other Number Systems	74
2-4-1	Repeated Radix Division Technique for Integers	75
2-4-2	Repeated Radix Multiplication Technique for Fractions	75
2-4-3	Add-the-Weights Method	77
2-5	Number Representations	78
2-6	Arithmetic Operations	84
2-7	The Keyboard as an Input to a Switching Circuit	86
2-7-1	The ASCII Character Set	86
2-7-2	A Small Keyboard Switch Matrix	88
2-8	Short Introduction: Analog Interfaces to Switching Circuits	91
2-8-1	The Function of Analog-to-Digital Conversion	92
2-8-2	The Function of Digital-to-Analog Conversion	93
2-8-3	The Exclusive OR Function (Modulo-2 Addition)	95
2-8-4	Digital Process Control	97
	References	98
	Problems	99
3	Minimizing Functions Using Maps	106
3-1	Introduction and Instructional Goals	106
3-2	Drawing, Filling, and Reading a Karnaugh Map	107
3-2-1	Two-Variable Karnaugh Maps	107
3-3	Three-Variable Karnaugh Maps	
3-3-1	A Three-Variable Cube Representation of a Function	113
3-3-2	Reading the Product Terms	114
3-3-3	Steps to Follow to Obtain a Reduced Expression	116
3-3-4	Plotting and Reducing Partially Reduced Functions	119
3-4	Four- and Five-Variable Karnaugh Maps	124
3-4-1	Using Four-Variable Maps	124
3-4-2	Generating a Check List	126
3-4-3	Using Five-Variable Maps	127

3-5	Multiple Function Minimization	129
3-6	Don't Care Output Conditions	133
3-7	Additional Functional Forms	138
3-8	Comments on Usefulness of Karnaugh Maps	141
	References	142
	Problems	142
4	Additional Minimization Techniques	151
4-1	Introduction and Instructional Goals	151
4-2	Tabular Minimization	152
4-3	Minimizing Two-Variable Functions	153
	4-3-1 Abbreviated Binary Method	154
	4-3-2 Using a Prime Implicant Table	156
4-4	Minimizing Three- and Four-Variable Functions	158
4-5	The Abbreviated Decimal Method	163
4-6	Karnaugh Map Descriptions with Map-Entered Variables	167
	4-6-1 Two Variable Maps Using Map-Entered Variables	169
	4-6-2 Three Variable Maps Using Map-Entered Variables	173
4-7	Adding Variables to a Design	174
4-8	Reducing the Map Size	176
	References	182
	Problems	182

Part II Combinational Logic Design

5	Top-Down Design Process for Gate Level Combinational Logic Design	189
5-1	Introduction and Instructional Goals	189
5-2	Gate-Level Combinational Logic Design	191
	5-2-1 Generalized Combinational Design Steps	191
	5-2-2 The Top-Down Design Process	192
5-3	Logic Conventions and Polarity Indication	195
	5-3-1 The Positive Logic Convention	195
	5-3-2 The Negative Logic Convention	198
	5-3-3 Direct Polarity Indication	199
5-4	Using Design Documentation to Obtain Functional Logic Diagrams	202
	5-4-1 Binary Adders	205
	5-4-2 The Carry-Lookahead Concept	210
5-5	Applying the Top-Down Design Process to other Realistic Problems	215
	5-5-1 Binary Subtractors	215
	5-5-2 Binary Comparators	218
	5-5-3 Code Converters	223
	5-5-4 Encoders	224
	5-5-5 Decoders	229
	5-5-6 Demultiplexers	232
	5-5-7 Multiplexers (Data Selectors)	235

5-5-8	Exclusive OR and Exclusive NOR	239
5-5-9	Binary Multipliers	246
5-6	Reviewing the Top-Down Design Process	249
5-6-1	Binary to Seven-Segment Hexadecimal Character Generator	249
5-6-2	The Next Level Down in the Design Process, Step 2	252
5-6-3	Common Cathode Type Seven-Segment Display	253
5-6-4	Common Anode Type Seven-Segment Display	254
5-6-5	Moving Down One More Level to Step 3 in the Design Process	256
5-6-6	Down Again, Step 4	257
	References	262
	Problems	262
6	Obtaining Realizable Logic Diagrams Using SSI Devices	269
6-1	Introduction and Instructional Goals	269
6-2	Obtaining Realizable IC Circuits	270
6-2-1	2-Input AND Element Symbols	271
6-2-2	Equivalent AND and OR Element Symbols	271
6-2-3	Positive and Negative Logic Gate Types	275
6-2-4	Using Equivalent AND and OR Element Symbols and Equivalent Signal Lines	277
6-2-5	2-Input OR Element Symbols	283
6-3	Implementing Circuits with NAND Gates and NOR Gates	284
6-3-1	Implementing Logic Circuits with NAND Gates	284
6-3-2	Implementing Logic Circuits with NOR Gates	285
6-3-3	Using Gates with Paralleled and Fixed-Mode Inputs	290
6-3-4	Universal Gates	291
6-3-5	Obtaining Larger Gate Functions	292
6-4	Distributed Connections (Dot-AND and Dot-OR)	294
6-5	Using AND-OR-Invert Elements	297
6-6	Obtaining Boolean Functions from Diagrams Using the Positive Logic Convention	301
6-6-1	Signal Flow through Circuits Using the Positive Logic Convention	302
6-7	Obtaining Boolean Functions from Diagrams Using Direct Polarity Indication	306
6-7-1	Equivalent Signals	306
6-7-2	Signal Flow through Circuits Using Direct Polarity Indication	308
	References	314
	Problems	314
7	Implementing Logic Functions Using MSI and Programmable Devices	327
7-1	Introduction and Instructional Goals	327
7-2	Implementing Logic Functions Using MSI Multiplexers	330
7-2-1	Shannon's Expansion Theorem	331
7-3	Designing with Multiplexers	

7-3-1	Type 1 Multiplexer Design	335
7-3-2	Type 2 and Type 3 Multiplexer Designs	336
7-3-3	Analyzing a Multiplexer Design	341
7-4	Additional Techniques for Designing with Multiplexers	342
7-4-1	Other Uses for Multiplexers	349
7-5	Implementing Logic Functions Using MSI Decoders	351
7-5-1	Analyzing a Decoder Design	357
7-5-2	Other Uses for Decoders	361
7-5-3	Using a Comparator for Address Decoding	363
7-6	Implementing Logic Functions Using Exclusive OR and Exclusive NOR Elements	364
7-6-1	2's Complement Adder/Subtractor	364
7-6-2	Odd and Even Functions	365
7-6-3	Designing Parity Generator and Parity Checker Circuits	371
7-7	Implementing Logic Functions Using Programmable Devices	373
7-7-1	Programmable Read Only Memory (PROM)	377
7-7-2	Programmable Array Logic (PAL)	379
7-7-3	Programmable Logic Array (PLA)	389
7-7-4	Multi-Level PLDs	395
7-8	Programming PALs Using PALASM	396
7-8-1	Design Examples	397
7-9	Hazards in Combinational Logic Circuits	411
7-9-1	Function Hazards	413
7-9-2	Logic Hazards	414
7-9-3	Designing Logic Hazard-Free Combinational Circuits	416
	References	418
	Problems	410

Part III Sequential Logic Design

8	Sequential Logic Circuits and Bistable Memory Devices	437
8-1	Introduction and Instructional Goals	437
8-2	Combinational Logic Circuits versus Sequential Logic Circuits	439
8-2-1	Model for Combinational Logic Circuits	439
8-2-2	Sequential Logic Circuits	441
8-2-3	Model for Synchronous Sequential Logic Circuits	443
8-2-4	Model for Asynchronous Sequential Logic Circuits	446
8-3	The Basic Bistable Memory Devices	448
8-3-1	Circuit Delay Model	448
8-3-2	Characteristic Equation	450
8-3-3	Characteristic or Present State/Next State Table	451
8-3-4	State Diagram	452
8-3-5	ASM Chart	452
8-3-6	Karnaugh Map	455
8-3-7	Transition Map	457

8-3-8	Flow Map	458
8-3-9	Timing Diagram	461
8-4	Additional Bistable Memory Devices	467
8-4-1	Gated <i>S-R</i> Latches	467
8-4-2	Gated <i>D</i> Latch	470
8-4-3	Gated <i>J-K</i> Latch	472
8-4-4	Gated <i>T</i> Latch	476
8-4-5	Master-Slave Flip-Flops	477
8-4-6	Edge-Triggered Flip-Flops	484
8-5	Reduced Characteristic and Excitation Tables for Bistable Devices	494
8-6	Metastability and Synchronization Using Bistables	497
	References	499
	Problems	499
9	Synchronous Sequential Logic Circuit Design	506
9-1	Introduction and Instructional Goals	506
9-2	Moore, Mealy, and Mixed Type Synchronous State Machines	508
9-2-1	Synchronous Design Procedure	508
9-2-2	Designing with Edge-Triggered Devices	511
9-2-3	Synchronous Analysis Procedure	514
9-3	Synchronous Sequential Design of Moore and Mealy Machines	519
9-3-1	Timing Diagram Description	519
9-3-2	State Reduction by Implication Table	523
9-3-3	State Assignment	526
9-3-4	<i>D</i> Flip-Flop Design Procedure	529
9-3-5	<i>T</i> Flip-Flop Design Procedure	533
9-3-6	<i>J-K</i> Flip-Flop Design Procedure	538
9-4	Synchronous Counter Design	543
9-4-1	Synchronous Counters versus Asynchronous Counters	543
9-4-2	Designing Synchronous Counters	545
9-4-3	Shift Register Counters	551
9-4-4	Ring Counter Design	551
9-4-5	Twisted Ring Counter Design	553
9-4-6	Maximum Length Shift Counter Design	553
9-5	Designing Synchronous State Machines Using Programmable Devices	557
9-5-1	Design Examples Using PLDesigner	558
9-5-2	Logic Equation Entry Method	559
9-5-3	Truth Table Entry Method	561
9-5-4	State Machine Entry Method	565
9-5-5	Waveform Entry Method	567
9-5-6	Schematic Entry Method	572
	References	572
	Problems	573
10	Asynchronous Sequential Logic Circuit Design	584
10-1	Introduction and Instructional Goals	584
10-2	Asynchronous Design Fundamentals	586

10-2-1	Synchronous and Asynchronous Design Differences	586
10-3	Asynchronous Sequential Design of Fundamental Mode Circuits	588
10-3-1	Timing Diagram Specification	588
10-3-2	Using a Timing Table	588
10-3-3	Obtaining a Primitive Flow Map	590
10-3-4	Using an Implication Table	592
10-3-5	Merger Diagrams	592
10-3-6	Obtaining a Reduced Flow Map	595
10-3-7	Making Race-Free State Assignments Using a Transition Diagram	595
10-3-8	Composite Karnaugh Map for the Next State and External Outputs	599
10-3-9	Essential Hazards	608
10-4	Asynchronous Sequential Design of Pulse Mode Circuits	611
10-4-1	Principles of Pulse Mode Circuits	612
10-4-2	Using Double-Rank Pulse Mode Circuits	614
	References	620
	Problems	620
	Appendix A Overview of IEEE Std 91-1984 (Explanation of Logic Symbols)	627
	Appendix B Digital Logic Devices	655
	Appendix C Selected Data Sheets	693
	Appendix D Digital Circuit Types	723
	Diode Logic (DL)	724
	Diode-Transistor Logic (DTL)	725
	Resistor-Transistor Logic (RTL)	725
	Transistor-Transistor Logic (TTL)	726
	Emitter-Coupled Logic (ECL)	726
	Integrated-Injection Logic (I ² L)	727
	Complementary Metal-Oxide Semiconductor (CMOS) Logic	727
	Index	729