

# CONTENTS

---

## 0 Prologue 1

- Digital vs. Analog 1
- Digital Circuits 2
- CAD/CAE Tools 3
- Mathematical Foundation 3
- Properties of Digital Circuits 4

## 1 Semiconductor Fundamentals 8

- Theory of Semiconductors 8
  - The Energy-Band Model 8
  - Hole Conduction 10
  - Intrinsic Semiconductors 10
  - Effect of Impurities and Change in Energy-Band Structure 11
  - Charge-Carrier Concentrations 13
  - Current Flow in a Solid 17
  - Thermal Equilibrium in a Nonuniformly Doped Semiconductor 21
  - Recombination-Generation 22
  - Continuity Equations 24
- Summary 26
- Appendix 1A: Pascal Program for Silicon Parameters 27
- References 30
- Problems 30

## 2 Semiconductor Diodes 32

- The  $pn$ -Junction Diode 32
  - The  $pn$  Junction in Thermal Equilibrium 32
  - The  $pn$  Junction under Forward Bias 36
  - Temperature Behavior of the  $pn$  Junction 39
  - The  $pn$  Junction under Reverse Bias 40
  - Depletion Region Width 41

- Input Protection 154
- Fan-Out 155
- The Advanced CMOS Logic 158
  - The Pinout Controversy 159
- Summary 162
- References 162
- Problems 163
- 5 The Bipolar Transistor and the BJT Inverter 168**
  - Fundamentals of the Bipolar Junction Transistor 168
    - Forward Active Mode 169
    - Saturation Mode 178
    - Reverse Active Mode 179
    - Cutoff Mode 180
    - Hybrid-Pi Circuit Model 180
  - The BJT Inverter 186
    - The Voltage Transfer Characteristic (VTC) 186
    - The BJT Inverter Switching Times 189
      - Delay Time 190
      - Rise Time 192
      - Storage Time 196
      - Fall Time 197
    - Speed-Up Capacitor 198
  - The SPICE BJT Model 201
    - Basic Ebers-Moll Model 201
    - Modified E-M Model 203
    - The Gummel-Poon (G-P) Model 208
  - BJT Design Considerations 214
  - Summary 221
  - Appendix 5A: Pascal Program for BJT Parameters and Inverter Transient Behavior 222
  - References 229
  - Problems 229
- 6 Bipolar Logic Families 234**
  - The Transistor-Transistor Logic 234
    - The Basic NAND Gate 235
    - The Power Dissipation in the Standard NAND Gate 244
    - The 130- $\Omega$  Resistor 245
    - The VTC of the Standard NAND Gate 246
    - 54H/74H High-Speed and 54L/74L Low-Power Series 247
    - Schottky TTL 248
    - Low-Power Schottky TTL 251

Advanced Schottky Subfamilies	253
The Performance Comparison and Mixing of TTL Subfamilies	260
The Emitter-Coupled Logic	266
The Current Switch	268
Important Features of the ECL	269
The Basic ECL Gate	269
The 10K Series	270
The Voltage Transfer Characteristic	273
Edge Speeds and Propagation Delays	277
The Fan-Out	278
Noise Margins	281
The Temperature Dependence	282
The Power Dissipation	285
The 100K Series	286
The 10KH Series	290
The Integrated Injection Logic	291
Summary	296
References	297
Problems	297
<b>7 Buffers, Drivers, and Interfacing</b>	<b>301</b>
Open-Collector Outputs	301
Three-State Outputs	306
Operation of 74125	306
Three-State CMOS Buffers	308
Transceivers	308
Peripheral Drivers	310
75451 Peripheral Driver	310
74C908 and 74C918 General-Purpose Drivers	317
Interfacing	324
CMOS and TTL	324
Interfacing with ECL	328
Comparison of Logic Families	331
HCMOS vs. LS TTL	332
ACL vs. Advanced Schottky	336
Summary	338
References	339
Problems	340
<b>8 Digital Regenerative Circuits</b>	<b>343</b>
Bistable Multivibrators	344
The Set-Reset (SR) Latch	344
The JK Flip-Flop	348

The Master-Slave JKFF	349
JKFFs with Data Lockout	350
Edge-Triggered Flip-Flops	351
Flip-Flop Parameters	352
The ac-Coupled Edge-Triggered Flip-Flop	353
The Propagation Delay Edge-Triggered Flip-Flop	354
Negative-Edge-Triggered JKFFs	355
Delay Flip-Flops	358
The 7474 TTL DFF	359
The 74LS74 TTL Low-Power Schottky DFF	362
CMOS Flip-Flops	363
Schmitt Triggers	366
The 7414 TTL Schmitt Trigger	367
The 74HC14 CMOS Schmitt Trigger	370
Monostable Multivibrators	374
The CMOS Monostable Multivibrator	375
The 9602 Bipolar Monostable Multivibrator	379
The 74LS221 Low-Power TTL Monostable Multivibrator	382
Astable Multivibrators	384
Summary	387
References	387
Problems	387
<b>9 Sample-and-Hold Circuits and Data Converters</b>	<b>393</b>
Sample-and-Hold Circuit	393
Sampling Theorem	393
Basic Open-Loop S/H Circuit	394
S/H Parameters	397
Closed-Loop S/H Circuit	399
DAC Input and ADC Output Formats	399
Natural Binary	399
Offset Binary and Two's Complement Binary	402
Converter Parameters and Performance Specifications	403
Digital-to-Analog Converters	409
Binary-Weighted DAC	409
Ladder-Type DAC	411
Multiplying DAC	411
Analog-to-Digital Converters	413
Successive-Approximation ADC	413
Dual-Slope ADC	416
Counting ADC	419
Tracking ADC	419
Flash Converter	420
Subranging ADC	423

Bipolar vs. CMOS Data Converters 425

Summary 429

References 430

Problems 430

## **10 Semiconductor Memories 436**

Definitions 436

Semiconductor Read-Write Memories 439

Dynamic RAMs 441

The 3-T Cell 443

The 1-T Cell 444

A 16-Kbit DRAM 446

Page-Mode Addressing 449

The Sense Amplifier 449

Static Sense Amplifier 450

Dynamic Sense Amplifier 453

Stacked-Capacitor Cell 454

Alpha-Induced Soft Errors 454

High-Density DRAMs and Other Second-Order Effects 458

New Trends in High-Density DRAMs 461

NMOS vs. CMOS 464

Power Reduction in High-Density DRAMs 465

Static RAMs (SRAMs) 466

SRAM Memory Cells 467

The Address-Transition Detection Circuit 471

High-Density SRAMs 472

Semiconductor Read-Only Memories 475

EPROMs 477

E<sup>2</sup>PROMs 480

The Fowler-Nordheim Tunneling 480

E<sup>2</sup>PROM Cell Structures 481

Textured Surfaces 483

Endurance 487

Firm Errors in Nonvolatile Memories 489

Flash E<sup>2</sup>PROMs 490

Programmable Logic Devices 491

Bipolar PLAs and PALs 491

Enhancements to the Basic PAL Architecture 494

PAL22V10 499

Programmable Logic Sequencers 504

Bipolar vs. CMOS 504

Improvements in PLD Testing 510

Programmable Logic vs. Gate Arrays 511

Second-Generation CMOS PLDs 513

	The Multiple-Array Matrix	513
	The ERASIC	516
	The Programmable Electrically Erasable Logic	516
	The Generic Array Logic	517
	The Programmable Macro Logic	517
	The Logic-Cell Array	520
	Summary	523
	References	527
	Problems	527
<b>11</b>	<b>Noise in Digital Circuits</b>	<b>529</b>
	High-Speed Logic System Interconnections	530
	Single-Ended Lines	530
	Differential Twisted-Pair Lines	531
	Transmission-Line Effects in Digital Circuits	532
	Signal-Line Considerations	532
	Lattice Diagram	536
	Signal Traces on Printed Boards	538
	Transmission-Line Termination Techniques for ECL Gates	540
	SPIICE Transmission-Line Model	547
	Crosstalk	550
	Lumped Parameter Analysis	552
	Distributed Analysis	553
	Transient Switching Currents and Decoupling	559
	Decoupling	562
	Effect of Output Impedance on Noise Margins	567
	Electromagnetic Interference	570
	Shielding against Electric Fields	571
	Shielding against Magnetic Fields	571
	Shielding against Time-Varying Electromagnetic Fields	575
	Voltage Surges and Overcurrent	577
	Protection against Overcurrent	579
	Protection against Voltage Surges	580
	Summary	581
	References	581
	Problems	582
	<b>Appendices</b>	
	A Manufacturers' Data Sheets	587
	B CMOS and Bipolar Fabrication Techniques	605
	C Physical Constants and Properties of Silicon	617
	<b>Index</b>	<b>618</b>