

CONTENTS

Preface	xviii
1 Introduction to Digital Machines	1
Objectives	1
1.1 Introduction	2
1.2 Digital Electronic Equipment	2
1.2.1 The General-Purpose Stored-Program Digital Computer	2
1.2.2 Special-Purpose Computers	3
1.2.3 Accounting Machines	3
1.2.4 Digital Test Equipment	4
1.2.5 Digital Scales	6
1.2.6 Digital Communication	6
1.3 Employment Opportunities	6
1.4 Drawings and Instructions	7
1.4.1 Drawing Systems	7
1.4.2 The Flow Diagram	7
1.5 Summary	9
Glossary	10
Questions	10
Problem	10
2 Number Systems	12
Objectives	12
2.1 Introduction	13
2.2 General Number System	13
2.3 Binary Number System	14
2.3.1 Importance to Electronic Computers	14
2.3.2 Decimal-to-Binary Conversion	14
2.3.3 Binary-to-Decimal Conversion	17
2.4 Octal Number System	17
2.4.1 Decimal-to-Octal Conversion	18
2.4.2 Octal-to-Decimal Conversion	18
2.4.3 Binary-to-Octal Conversion	19
2.5 Binary-Coded Decimal (BCD)	19
2.5.1 Decimal-to-BCD Conversion	19
2.5.2 BCD-to-Decimal Conversion	20
2.6 Hexadecimal Number System	20
2.6.1 Binary-to-Hexadecimal Conversion	21
2.6.2 Hexadecimal-to-Binary Conversion	21
2.6.3 Hexadecimal-to-Decimal Conversion	21
2.6.4 Decimal-to-Hexadecimal Conversion	22

2.7	Comparison of Number Systems	22
2.8	Summary	22
	Glossary	23
	Questions	24
	Problems	25

3 Binary Arithmetic

27

	Objectives	27
3.1	Introduction	28
3.2	Binary Addition	28
3.3	Binary Subtraction	30
	3.3.1 Direct Subtraction	30
	3.3.2 Subtraction by Complement	32
	3.3.3 Ones Complement Subtraction	32
	3.3.4 Twos Complement Subtraction	34
	3.3.5 Nines Complement Subtraction	36
3.4	Binary Multiplication	37
3.5	Binary Division	38
3.6	Summary	40
	Glossary	40
	Questions	41
	Problems	41

4 Digital Signals and Switches

43

	Objectives	43
4.1	Introduction	44
4.2	Binary States	44
4.3	Digital Signals	44
4.4	Timing	45
4.5	Signals Representing Binary Numbers	47
	4.5.1 Serial Numbers	47
	4.5.2 Parallel Numbers	48
	4.5.3 ASCII Code	48
	4.5.4 Synchronization	49
4.6	Switching of Digital Signals	51
	4.6.1 Binary State of Electrical Devices	51
	4.6.2 The Ideal Switch	51
	4.6.3 The Manual Switch	52
	4.6.4 Shorting Switch	53
	4.6.5 The Relay as a Switch	54
4.7	Integrated Circuit Switches	55
	4.7.1 Introduction	55
	4.7.2 The Diode as a Switch	56
	4.7.3 The Bipolar Transistor as a Switch	58
	4.7.4 TTL Integrated Circuit Switch	60

4.7.5	The Field Effect Transistor as a Switch	64
4.7.6	The CMOS Integrated Circuit Switch	67
4.8	Summary	69
	Glossary	71
	Questions	73
	Problems	74

5 Boolean Algebra and Logic Systems

82

Objectives 82

5.1	Boolean Algebra	83
5.1.1	The Boolean Equation	83
5.1.2	Logic Gates and Symbols	83
5.1.3	Operations with 1 and 0	85
5.1.4	Powers and Multiples of a Boolean Variable	87
5.1.5	The Inversion (Complement)	87
5.1.6	The NAND and NOR Functions	88
5.1.7	DeMorgan's Theorem	89
5.1.8	Summary of Postulates and Theorems of Boolean Algebra	
5.1.9	Boolean Functions in Parallel	94
5.2	Karnaugh Maps (K Maps)	95
5.2.1	Minterms and Maxterms	95
5.2.2	Two-Variable K Map	97
5.2.3	Three-Variable K Map	100
5.2.4	Four-Variable K Map	104
5.3	The New Logic Symbols	106
5.3.1	Logic Symbol Standards	106
5.3.2	Symbol Outlines	107
5.3.3	Input/Output (I/O) and Signal Flow	107
5.3.4	General Qualifying Symbols	109
5.3.5	Dependency Notations	110
5.3.6	Comparison of Logic Gate Symbols	114
5.4	Summary	114
	Glossary	115
	Questions	116
	Problems	116

6 Logic Gate Circuits

118

Objectives 118

6.1	Introduction	119
6.2	The AND Gate	119
6.3	The OR Gate	123
6.4	Review of Boolean Algebra	124
6.5	Enable or Inhibit Functions by AND Circuits	125
6.6	Enable or Inhibit Functions by OR Circuits	127
6.7	Analysis by Timing Diagram	127

6.8	Decimal-to-BCD Conversion Using OR Gates	
6.9	BCD-to-Decimal Conversion	132
6.10	The New Logic Symbols for AND and OR Gates	134
6.11	Summary	134
	Glossary	135
	Questions	136
	Problems	137

7 Inverting Logic Gates (NOR, NAND)

	Objectives	143
7.1	Introduction	144
7.2	The NOR Gate	144
	7.2.1 NOR Gate Symbol and Truth Table	144
	7.2.2 Bipolar NOR Gate Circuits	144
	7.2.3 TTL Integrated Circuit NOR Gate	145
	7.2.4 CMOS Integrated Circuit NOR Gate	145
7.3	Boolean Functions with NOR Gates	148
7.4	The NAND Gate	148
	7.4.1 NAND Gate Symbol and Truth Table	148
	7.4.2 TTL Integrated Circuit NAND Gate	149
	7.4.3 CMOS Integrated Circuit NAND Gate	150
7.5	Review of Boolean Functions with NAND Gates	152
7.6	Analysis by Timing Diagram	152
7.7	Enable or Inhibit Functions of the NOR Gate	155
7.8	Enable or Inhibit Functions of the NAND Gate	158
7.9	DeMorgan's Theorem	159
7.10	Single-Gate Logic	161
	7.10.1 Complete Logic Capability	161
	7.10.2 NOR to OR	162
	7.10.3 NOR to AND	162
	7.10.4 NAND to AND	162
	7.10.5 NAND to OR	162
	7.10.6 Conversion by Complementary (Inverted) Inputs	164
7.11	The New Logic Symbols for NOR Gates, NAND Gates, and Inverters	165
7.12	Summary	165
	Glossary	167
	Questions	168
	Problems	169

8 Exclusive OR and Exclusive NOR Gates

	Objectives	177
8.1	Introduction	178
8.2	The Exclusive NOR Gate	178
8.3	The Exclusive OR Gate	179

8.4	Complementing Switch	182
8.5	Analysis by Timing Diagram	183
8.6	Parity Generator	184
8.7	The Parallel Comparator	188
8.8	Complementing Switch for Parallel Data	189
8.9	The New Logic Symbol for the Exclusive OR Gate	189
8.10	Summary	189
	Glossary	191
	Questions	191
	Problems	192

9 Logic Gate Specifications

195

	Objectives	195
9.1	Introduction	196
9.2	Logic Circuit Voltage Levels	196
9.3	Logic Circuit Current Levels	199
	9.3.1 Unit Loads	199
	9.3.2 Unit Sink Load	199
	9.3.3 Unit Source Load	200
	9.3.4 Logic Current Parameters	201
9.4	Signal Regeneration	202
9.5	Noise Immunity	203
9.6	Switching Time Parameters (Rise Time, Fall Time, Propagation Delay Time)	204
9.7	Power Drain	206
9.8	Speed versus Power	206
9.9	Special Circuits for High Speed	206
9.10	Integrated Circuit Technologies	209
9.11	TTL Specifications	209
	9.11.1 TTL DC Parameters	209
	9.11.2 Operating Conditions and Power Supply Current	21
	9.11.3 Absolute Maximum Ratings	211
	9.11.4 TTL AC Parameters	211
	9.11.5 Other 7400 Series Families	212
	9.11.6 TTL Output Drivers	214
9.12	Summary	220
	Glossary	221
	Questions	222
	Problems	223

10 Parallel Adder Circuits

225

	Objectives	225
10.1	Introduction	226
10.2	Binary Addition	226
10.3	Half Adder	227

10.4	Full Adder	228
10.5	Multibit Adders	232
10.6	Binary-Coded Decimal Adder	236
10.7	The New Logic Symbols for Arithmetic Elements	239
10.8	Binary Subtraction Circuits	240
10.8.1	Binary Subtraction	240
10.8.2	Half Subtractor	240
10.8.3	Full Subtractor	241
10.8.4	Multibit Parallel Subtractor	242
10.8.5	Parallel Comparator	242
10.8.6	Algebraic Adder	247
10.9	Summary	248
	Glossary	250
	Questions	250
	Problems	251

11 CMOS Specifications

255

Objectives 255

11.1	Introduction	256
11.1.1	DC Voltage Parameters	256
11.1.2	Noise Immunity	259
11.1.3	CMOS Power Requirements	262
11.1.4	Special Output Circuits	264
11.1.5	Input Circuit Protection	265
11.2	The 4000B Series CMOS	268
11.2.1	Applications	268
11.2.2	DC Parameters of 4000B Series CMOS	268
11.2.3	Absolute Maximum Ratings of 4000B Series CMOS	270
11.2.4	AC Parameters of 4000B Series Gates	271
11.2.5	Switching Frequency of 4000B Series CMOS	272
11.2.6	4000B CMOS Output Circuits	274
11.2.7	The Transmission Gate Outputs	275
11.3	The 74HC Series of High-Speed CMOS	276
11.3.1	Applications	276
11.3.2	DC Parameters of 74HC Series	276
11.3.3	Absolute Maximum Ratings	276
11.3.4	Power Dissipation of 74HC CMOS	278
11.3.5	AC Parameters of 74HC CMOS	279
11.3.6	74HC CMOS Output Circuits	281
11.3.7	The New Logic Symbols for Transmission Gates	282
11.4	Other Families of CMOS Circuits	283
11.4.1	The Seven CMOS Families	283
11.4.2	The 74HCT Family	283
11.4.3	The 74AC and 74ACT Families	284

11.5	Interfacing Between CMOS and TTL	284
11.5.1	TTL to CMOS at $V_{DD} = 5V$	284
11.5.2	Interfacing with Pull-up Resistors	285
11.5.3	Interfacing TTL to High Voltage CMOS	287
11.5.4	Interfacing High Voltage CMOS to TTL	287
11.6	Summary	288
	Glossary	289
	Questions	290
	Problems	290

12 Flip-Flops and Storage Register Elements 293

Objectives	293	
12.1	Introduction	294
12.2	Set-Reset Flip-Flop	294
12.3	Strobe Gates	297
12.4	Toggle Flip-Flop	298
12.5	Master-Slave Flip-Flop	299
12.6	Serial Parity	302
12.7	Steerable Flip-Flop (J-K)	303
12.8	Strobing Data into the J-K Flip-Flop	305
12.9	Integrated Circuit J-K Flip-Flops	306
12.10	Timing Parameters of J-K Flip-Flops	307
12.11	The New Logic Symbols for Flip-Flops	308
12.11.1	Qualifying Symbols	308
12.12	Bistable Latch (D Latch)	310
12.13	D Flip-Flop	310
12.14	Integrated Circuit D Flip-Flops	313
12.15	Timing Parameters of D Flip-Flops	316
12.16	Summary	316
	Glossary	318
	Questions	319
	Problems	320

13 Shift Registers 326

Objectives	326	
13.1	Introduction	327
13.2	Shift Registers	328
13.3	Serial-to-Parallel Conversion	330
13.4	Parallel-to-Serial Conversion	330
13.5	Arithmetic Operation with Shift Registers	33
13.6	Four-Bit Universal Shift Register	334
13.7	Integrated Circuit Eight-Bit Shift Registers	3
13.8	Timing Parameters of Shift Registers	338
13.9	Four-Bit Bidirectional Shift Register	340
13.10	MOS Registers	340
13.11	The New Logic Symbols for Shift Registers	342

13.12 Summary	343
Glossary	344
Questions	345
Problems	345

14 Counter Circuits

Objectives	349
14.1 Introduction	350
14.2 Ripple Counter (Trigger Counter)	350
14.3 Divide-by-N Ripple Counter	352
14.4 Digital Clock	357
14.5 Synchronous Counter	358
14.6 Binary-Coded Decimal Counter	360
14.7 D Flip-Flop Counter	361
14.8 Integrated Circuit Synchronous Counters	363
14.9 Down Counter	365
14.10 Up/Down Counter	366
14.11 The New Logic Symbols for Counters	369
14.12 CMOS Counters	372
14.13 Timing Parameters of Counter Circuits	373
14.14 The Digital Counter as a Test Instrument	373
14.15 Summary	375
Glossary	377
Questions	377
Problems	378

15 Serial Adder and Serial Interface Circuits

Objectives	381
15.1 Introduction	382
15.2 Serial Addition	382
15.3 Adder-Subtractor	384
15.4 Twos Complement Adder-Subtractor	384
15.5 Serial Comparator	388
15.6 Serial Adder with Comparator	389
15.7 Serial Interface Circuits	392
15.7.1 Parallel versus Serial	392
15.7.2 Transmission Line Reflections	392
15.7.3 Crosstalk and Other Noise Problems	393
15.7.4 Capacitive Overloading	393
15.7.5 Radiation	393
15.7.6 Safety Requirements	394
15.8 RS-232C Interface Specifications	394
15.8.1 RS-232C Electrical Parameters	394
15.8.2 Connector and Pin Assignment	397
15.8.3 Integrated Circuits Meeting RS-232C Standards for Line Drivers and Line Receivers	397

15.9	RS-422A Balanced Voltage Interface	402
15.9.1	Balanced versus Single-Ended	402
15.9.2	The Generator	402
15.9.3	Load Characteristics (The Receiver)	405
15.9.4	Integrated Circuits Meeting RS-422A Specifications	406
15.10	RS-423A Single-Ended Digital Interface	411
15.11	Comparison of EIA Specifications for Serial Interface Circuits	416
15.12	Line Termination with Split Resistors	416
15.13	Summary	418
	Glossary	419
	Questions	420
	Problems	420

16 Digital Multiplexers and Demultiplexers **423**

	Objectives	423
16.1	Introduction	424
16.2	Multiplexers	424
16.3	Integrated Circuit Digital Multiplexers	425
16.4	Demultiplexers	430
16.5	Decoder Glitches	430
16.6	Integrated Circuit Demultiplexers	432
16.7	Analog Multiplexer/Demultiplexers	435
	16.7.1 Signals Subject to Multiplexing	435
	16.7.2 The CMOS Transmission Gate	435
	16.7.3 CMOS Multiplexer/Demultiplexers	435
16.8	PCM Multiplexing	439
16.9	Demultiplexed Signals	440
	16.9.1 Analog Signals	440
	16.9.2 Digital Signals	440
16.10	The New Logic Symbols for Multiplexers and Demultiplexers	443
	16.10.1 General Qualifying Symbols for MUX and DMUX	443
	16.10.2 4-to-1 MUX and 1-to-4 DMUX	443
	16.10.3 8-to-1 MUX and 1-to-8 DMUX	444
	16.10.4 The Addressable Latch	444
	16.10.5 The CMOS MUX/DMUX	445
16.11	Summary	446
	Glossary	447
	Questions	447
	Problems	448

17 Clock and Timing Circuits **449**

	Objectives	449
17.1	Introduction	450
17.2	Astable Multivibrator	450
17.3	Integrated Circuit Astable Multivibrator	451

17.4	Astable Multivibrators from CMOS ICs	452
17.5	Uni-junction Pulse Generator	453
17.6	Schmitt Trigger Circuit	455
17.7	LC and Crystal Oscillators	457
17.8	Integrated Circuit Crystal Oscillators	458
17.9	Cycling	464
17.10	Delayed Clock (Clock Phases)	464
17.11	Monostable (One-Shot) Multivibrator	468
17.11.1	Need for the Monostable Multivibrator	468
17.11.2	Transistor Monostable Multivibrator	469
17.11.3	Integrated Circuit One-Shot	469
17.11.4	CMOS Gate Monostable Multivibrator	472
17.11.5	Pulse Delay by One-Shot Multivibrator	474
17.11.6	555 Timer as a Monostable Multivibrator	474
17.11.7	Variable Pulse Width Multivibrator	476
17.12	Summary	476
	Glossary	479
	Questions	480
	Problems	481

18 Display

483

	Objectives	483
18.1	Introduction	484
18.2	Lamps and Lamp Drivers	484
18.3	Relay Driver	486
18.4	BCD or Binary Readouts	489
18.5	In-line Readouts	489
18.6	Segmented Readouts	490
18.6.1	Description	490
18.6.2	Automatic Blanking	493
18.7	Types of Segmented Readouts	497
18.7.1	Incandescent	497
18.7.2	Fluorescent	497
18.7.3	Neon and Other Gas Tubes	498
18.7.4	Light-Emitting Diode (LED)	498
18.8	Display Multiplexing	499
18.9	Power Averaging	502
18.10	Fail-Safe Circuits	503
18.11	LED Dot Matrices	503
18.12	Summary	503
	Glossary	507
	Questions	508
	Problems	509

19 Control Waveform Generators

511

	Objectives	511
--	------------	-----

19.1	Introduction	512
19.2	Ring Counter	513
19.3	Binary Counter	514
19.4	Shift Counter	516
19.5	Dual Clock Gating	521
19.6	Summary	521
	Glossary	524
	Questions	524
	Problems	525
20	Digital-to-Analog Converters	
	Objectives	527
20.1	Introduction	528
20.2	Resistor Network	528
20.3	Binary Ladder Network	529
20.4	Voltage Source D/A Converter	532
20.5	Test Waveforms of a Digital-to-Analog Converter	533
20.6	Current Source D/A Converter	535
20.7	Monolithic D/A Converters	537
20.8	Transistor Curve Tracer Using D/A Converters	538
20.9	Summary	541
	Glossary	543
	Questions	543
	Problems	543
21	Analog-to-Digital Converters	
	Objectives	545
21.1	Introduction	546
21.2	Analog Comparator	546
	21.2.1 Function	546
	21.2.2 Integrated Circuit Comparators	548
21.3	A/D Simultaneous Conversion	549
21.4	Counter-Controlled A/D Converter	550
21.5	Successive Approximation A/D Converter	550
	21.5.1 Operation	550
	21.5.2 Clock and Delayed Clock Timing	551
	21.5.3 Timing and Control Circuits	551
	21.5.4 Conversion Waveforms	553
21.6	Successive Approximation Registers (SARs)	553
21.7	Sample-and-Hold Amplifier	557
21.8	Azimuth and Elevation Data Corrector	559
21.9	Summary	559
	Glossary	562
	Questions	562
	Problems	562

22 Memory Technology

Objectives	564
22.1 Introduction	565
22.2 The Memory Bit	565
22.3 Words and Bytes	566
22.4 Memory Terms	566
22.4.1 Memory Characteristics	566
22.5 Ferrite Core Memory	569
22.6 Semiconductor Memory Circuits	574
22.7 Semiconductor Memory Applications	
22.8 Integrated Circuit Memory Technologies	577
22.9 Summary	578
Glossary	579
Questions	580
Problems	581

23 Semiconductor Read/Write Memories

582

Objectives	582
23.1 Introduction	583
23.2 Memory Buses	583
23.2.1 Address Bus	583
23.2.2 Address Read Timing	589
23.2.3 Data Bus and Data Bus Expansion	589
23.2.4 Write Cycle Timing	592
23.3 Bipolar Random Access Memories	593
23.3.1 TTL Random Access Memories	593
23.3.2 Emitter-Coupled Logic Memory	597
23.4 CMOS Static RAMs	599
23.5 MOS Random Access Memories	602
23.5.1 Static versus Dynamic	602
23.5.2 Static RAM Cell	603
23.5.3 Word-Organized Static RAMs	604
23.6 Dynamic RAM	604
23.6.1 Dynamic RAM Cells	604
23.6.2 Sense Amplifier	605
23.6.3 Dynamic RAM Organization and Timing	610
23.6.4 Hardware for Refresh and Multiplexing	616
23.6.5 Power Drain of Dynamic RAMs	619
23.6.6 Errors in Dynamic RAMs	620
23.6.7 Error Detection	620
23.6.8 Error Correction	621
23.7 Summary	624
Glossary	625
Questions	626
Problems	628

24 Serial Memory and Read-Only Memory	630
Objectives	630
24.1 Introduction	631
24.2 Serial Memory	631
24.2.1 Identity to Shift Registers	631
24.2.2 Dynamic Shift Registers	631
24.2.3 Static Shift Registers	635
24.3 Read-Only Memory (ROM)	635
24.3.1 Types of ROMs	635
24.3.2 Mask Programmed ROMs	637
24.3.3 ROM as a Mathematical Table	641
24.3.4 CRT Display Circuit	644
24.3.5 Character Generator	644
24.3.6 Single-Character Deflection	649
24.3.7 Display and Refresh of a Line of Characters	651
24.3.8 Display of a Page	654
24.4 Fusible Link PROM	654
24.5 Programmable Array Logic (PAL) Devices	659
24.5.1 Programming of PAL	680
24.5.2 Integrated Fuse Logic (Field Programmable Logic Arrays)	681
24.6 Ultraviolet Erasable PROMs (EPROMs)	685
24.6.1 Ultraviolet Erasure of EPROMs	685
24.7 Summary	688
Glossary	690
Questions	691
Problems	692
Appendix	
A IEEE Standard Graphic Symbols for Logic Functions	695
B Index of Digital Circuits	727
C Selected Answers	730
Index	736