

---

# CONTENTS

Preface	xv
<b>1 Modeling</b>	<b>1</b>
1.1 General Comments	1
1.2 Empirical Device Models	3
1.3 Why Semiconductors? Why Transistors?	4
<b>2 Uniform Semiconductors in Equilibrium</b>	<b>7</b>
2.1 Thermal Equilibrium	7
2.2 Intrinsic Silicon	9
2.3 Extrinsic Silicon	14
2.3.1 Donors and Acceptors	14
2.3.2 Detailed Balance	17
2.3.3 Equilibrium Carrier Concentration	21
2.4 Additional Semiconductors	22
2.4.1 Elemental Semiconductors	22
2.4.2 Compound Semiconductors	22
2.5 The Effects of Changing Temperature	24
2.6 Summary	25
<b>3 Uniform Excitation of Semiconductors</b>	<b>31</b>
3.1 Uniform Electric Field: Drift	31
3.1.1 Drift Motion and Mobility	31
3.1.2 Drift Current and Conductivity	34
3.1.3 Temperature Variation of Mobility and Conductivity	37
3.2 Uniform Optical Excitation	37
3.2.1 Minority Carrier Lifetime	38
3.2.2 Population Transients	40
3.2.3 High-Level Injection Populations and Transients	45
3.3 Photoconductivity and Photoconductors	48
3.3.1 Basic Concepts	48
3.3.2 Specific Device Issues	49
3.4 Summary	53

<b>4</b>	<b>Nonuniform Situations: The Five Basic Equations</b>	<b>61</b>
4.1	Diffusion	61
4.1.1	A Model for Diffusion	62
4.1.2	Diffusion Current Density	63
4.1.3	Other Diffusion Important in Devices	63
4.2	Modeling Nonuniform Situations	64
4.2.1	Total Current Densities	64
4.2.2	The Continuity Equations	65
4.2.3	Gauss's Law	66
4.2.4	The Five Basic Equations	66
4.3	Summary	67
<b>5</b>	<b>Nonuniform Carrier Injection: Flow Problems</b>	<b>71</b>
5.1	Developing the Diffusion Equation	71
5.1.1	Uniformly Doped Extrinsic Material	72
5.1.2	Low-Level Injection	72
5.1.3	Quasineutrality	73
5.1.4	Minority Carriers Flow by Diffusion	75
5.1.5	Time-Dependent Diffusion Equation	76
5.1.6	Quasistatic Diffusion: Flow Problems	76
5.2	Flow Problems	78
5.2.1	Homogeneous Solutions	78
5.2.2	Particular Solutions	80
5.2.3	Boundary Conditions	80
5.2.4	The Total Current	83
5.2.5	Specific Situations	85
5.2.6	The Currents, Electric Field, and Net Charge	96
5.3	Summary	100
<b>6</b>	<b>Nonuniformly Doped Semiconductors in Thermal Equilibrium</b>	<b>109</b>
6.1	General Description: The Poisson-Boltzmann Equation	110
6.2	Gradual Spatial Variation of Doping	113
6.3	$p$ - $n$ Junction: The Depletion Approximation	115
6.3.1	Abrupt $p$ - $n$ Junction	116
6.3.2	Other $p$ - $n$ Junction Profiles	123
6.4	The Electrostatic Potential around a Circuit	124
6.5	Summary	126
<b>7</b>	<b>Junction Diodes</b>	<b>131</b>
7.1	Applying Voltage to a $p$ - $n$ Junction	131
7.2	Depletion Region Changes	133
7.2.1	Depletion Width Variation with Voltage	134
7.2.2	Depletion Capacitance	134
7.2.3	Applications of the Depletion Capacitance	137
7.3	Current Flow	139
7.3.1	Excess Populations at the Depletion Region Edges	141
7.3.2	Current-Voltage Relationship for an Ideal Diode	144
7.3.3	Limitations to the Simple Model	151
7.3.4	Diffusion Capacitance	154

7.4	Circuit Models for Junction Diodes	157
7.4.1	Large-Signal Models	157
7.4.2	Static Small-Signal Linear Models	162
7.5	Solar Cells and Photodiodes	166
7.5.1	Optical Excitation of $p$ - $n$ Diodes	167
7.5.2	Applications of Illuminated $p$ - $n$ Diodes	169
7.6	Light-Emitting Diodes	173
7.7	Summary	174
<b>8</b>	<b>Bipolar Junction Transistors</b>	<b>185</b>
8.1	The Ebers–Moll Model for Uniformly Doped One-Dimensional BJTs	187
8.1.1	Superposition	187
8.1.2	The Forward Portion ( $v_{BC} = 0$ )	188
8.1.3	The Reverse Portion ( $v_{BE} = 0$ )	192
8.1.4	Full Solution: The Ebers–Moll Model	194
8.1.5	Characteristics and Operating Regions	195
8.1.6	Basic Transistor Design	200
8.1.7	Beyond Ebers–Moll: Limitations of the Model	203
8.2	Circuit Models for Bipolar Junction Transistors	208
8.2.1	Large-Signal Models	208
8.2.2	Static Small-Signal Linear Models	218
8.2.3	Dynamic Small-Signal Transistor Models	224
8.3	Phototransistors	227
8.4	Summary	231
<b>9</b>	<b>The MOS Capacitor</b>	<b>241</b>
9.1	The MOS Capacitor in Thermal Equilibrium	241
9.2	Isolated MOS Capacitor with Applied Voltage	242
9.2.1	Flat-band	243
9.2.2	Accumulation	245
9.2.3	Depletion	246
9.2.4	Threshold and Inversion	247
9.3	Biased MOS Capacitor with Contact to the Channel	249
9.3.1	Direct Contact to the Channel	249
9.3.2	Adjacent $p$ - $n$ Junction	252
9.4	Capacitance of MOS Capacitors versus Bias	252
9.5	Ions and Interface Charges in MOS Structures	257
9.5.1	Interface Charge	257
9.5.2	Oxide Charge	258
9.6	Types of MOS Capacitors	259
9.6.1	$n$ -channel, $p$ -type Si	260
9.6.2	$p$ -channel, $n$ -type Si	260
9.7	Summary	261
<b>10</b>	<b>Field Effect Transistors</b>	<b>265</b>
10.1	Metal-Oxide-Semiconductor Field Effect Transistors	266
10.1.1	Large-Signal Model: The Gradual Channel Approximation	268
10.1.2	Static Small-Signal Linear Model	287

10.2	Junction Field Effect Transistors	296
10.2.1	Large-Signal Model	297
10.2.2	Static Small-Signal Linear Model	303
10.2.3	High-Frequency Small-Signal Model	305
10.3	Metal-Semiconductor Field Effect Transistors	305
10.3.1	Basic Concept and Modeling	305
10.3.2	Velocity Saturation in MESFETs	307
10.4	Summary	313
<b>11</b>	<b>Single-Transistor Linear Amplifier Stages</b>	<b>317</b>
11.1	Biasing Transistors	318
11.1.1	Bipolar Transistor Biasing	318
11.1.2	Field-Effect Transistor Biasing	322
11.2	The Concept of Mid-band	325
11.3	Single-Bipolar-Transistor Amplifiers	327
11.3.1	Common-Emitter Stage	329
11.3.2	Degenerate-Emitter Stage	338
11.3.3	Common-Base Stage	341
11.3.4	Emitter-Follower Stage	343
11.4	Single Field Effect Transistor Amplifiers	345
11.4.1	Common-Source Stage	346
11.4.2	Degenerate-source	360
11.4.3	Common-gate	361
11.4.4	Source-follower	362
11.5	Summary	363
<b>12</b>	<b>Differential Amplifier Stages</b>	<b>373</b>
12.1	Basic Topology	373
12.2	Large-Signal Analysis	375
12.2.1	Bipolar Differential Amplifier Transfer Characteristic	376
12.2.2	MOSFET Differential Amplifier Transfer Characteristic	378
12.2.3	Difference and Common Mode Inputs	381
12.3	Small-Signal Linear Analysis	382
12.3.1	Half-Circuit Techniques	382
12.3.2	Difference and Common Mode Voltage Gains	387
12.3.3	Current Gains	390
12.3.4	Input and Output Resistances	391
12.4	Outputs, Current Mirrors, and Active Loads	392
12.5	Current Source Designs	395
12.5.1	Bipolar Current Sources	396
12.5.2	MOSFET Current Sources	400
12.6	Summary	403
<b>13</b>	<b>Multistage Amplifiers</b>	<b>413</b>
13.1	Capacitively Coupled Cascade	414
13.2	Direct-Coupled Amplifiers	419
13.2.1	Direct-Coupled Cascade	419
13.2.2	Cascode	422
13.2.3	Darlington	424
13.2.4	Emitter/Source-Coupled Cascode	430
13.2.5	Complementary Output	433

13.3	Multistage Differential Amplifiers	437
13.4	A Design Exercise: A Basic <i>npn</i> Op-Amp	443
13.4.1	The Parts	443
13.4.2	The Whole	447
13.5	Beyond Basic: Design with BiCMOS	449
13.5.1	Darlington Second Stage	452
13.5.2	p-MOS Current Mirror and Second Stage	454
13.6	Summary	457
<b>14</b>	<b>High-Frequency Analysis of Linear Amplifiers</b>	<b>465</b>
14.1	Determining the Bounds of the Mid-Band Range	465
14.1.1	Method of Open-Circuit Time Constants	466
14.1.2	Method of Short-Circuit Time Constants	467
14.2	Examination of Specific Circuit Topologies	468
14.2.1	Common-Emitter/Source	468
14.2.2	The Miller Effect	472
14.2.3	Degenerate-Emitter/Source	476
14.2.4	Emitter/Source-Follower	476
14.2.5	Common-Base/Gate	479
14.2.6	Cascode	481
14.2.7	Darlington Pair	483
14.3	Intrinsic High-Frequency Limits of Transistors	484
14.3.1	Bipolar Transistors	484
14.3.2	Field Effect Transistors	487
14.4	Summary	493
<b>15</b>	<b>Digital Building-Block Circuits</b>	<b>499</b>
15.1	Generic Binary Logic Circuits	500
15.1.1	Generic Inverter	500
15.1.2	Realizing Logic Functions with Inverters	501
15.1.3	Objectives in Inverter Design	504
15.1.4	Determining the Transfer Characteristic	509
15.2	MOSFET Logic	510
15.2.1	Resistor Load	511
15.2.2	Enhancement Mode Loads	514
15.2.3	Depletion Mode Load: <i>n</i> -MOS	516
15.2.4	Complementary Load: CMOS	521
15.3	Bipolar Inverters	524
15.3.1	The Simple Bipolar Inverter	525
15.3.2	Transistor-Transistor Logic: TTL	527
15.3.3	Emitter-Coupled Logic: ECL	531
15.4	Memory Cells	534
15.4.1	Static Memory Cells	535
15.4.2	Dynamic Memory Cells	538
15.5	Summary	540
<b>16</b>	<b>Switching Transients in Devices and Circuits</b>	<b>547</b>
16.1	General Techniques	548
16.2	Turning Devices On and Off	550
16.2.1	Bipolar Junction Devices	551
16.2.2	Field Effect Devices	561

16.3	Inverter Switching Times and Gate Delays	572
16.3.1	CMOS and Other MOSFET Inverters	572
16.3.2	TTL and ECL Gates	577
16.3.3	Device and Circuit Scaling	580
16.4	Summary	585
<b>Appendixes</b>		
A	Some Representative Properties of Common Semiconductors	591
B	Seeing Holes and Electrons	593
B.1	Hot Point Probe Measurement	593
B.2	Hall Effect Measurement	595
C	Some Important Concepts of Solid-State Physics	599
C.1	Energy Bands	599
C.2	Effective Mass Theory	612
D	Quantifying the Tendency to Quasineutrality	615
D.1	Uniform Time-varying Excitation: $\tau_D$	616
D.2	Non-uniform Static Excitation: $L_{De}$	617
E	Metal-Semiconductor Contacts and Devices	619
E.1	The Metal-Semiconductor Junction in Thermal Equilibrium	619
E.2	Reverse Biased Metal-Semiconductor Junctions	625
E.3	Forward Bias and Currents	625
E.4	Schottky Diodes	628
E.5	Ohmic Contacts	630
F	Large- and Small-signal Values of $\beta$	631
G	Integrated Circuit Fabrication	637
G.1	Elements of Semiconductor Processing	637
G.1.1	Crystal Growth	638
G.1.2	Doping	640
G.1.3	Encapsulation	642
G.1.4	Microlithography	644
G.1.5	Metallization	647
G.1.6	Etching and Cleaning	648
G.2	Examples of Integrated Circuit Processes	649
G.2.1	$p$ - $n$ Junction Isolated Bipolar IC Technology	650
G.2.2	Dielectrically Isolated Bipolar Technologies	656
G.2.3	Silicon-Gate nMOS Processing	660
G.2.4	A Silicon-Gate CMOS Process	664
G.2.5	BiCMOS	668
G.2.6	GaAs Enhancement/Depletion Mode Digital Logic Process	670
	<b>Index</b>	675