

Contents

Part 1.	Introduction	1
1.1.	Overview.....	1
1.2.	Structure of the Book.....	2
1.3.	S/370 Architecture	3
1.4.	Layered Processor Structure....	4
Part 2.	Logic Design.....	7
2.1.	Design Overview	
	<i>M.Faix.....</i>	7
2.1.1	Introduction	7
2.1.1.1	Design Goals	8
2.1.1.2	Processor Structure.....	8
2.1.2	Chip Set Description	10
2.1.2.1	Processing Unit (CPU) Chip	10
2.1.2.2	Memory Management Unit (MMU) Chip	12
2.1.2.3	Storage Controller (STC) Chip.....	13
2.1.2.4	Clock Chip	14
2.1.2.5	Control Store (CS) Chip.....	14
2.1.2.6	Floating Point Unit (FPU) Chip	15
2.1.3	Chip Interconnection Busses.....	16
2.1.4	Cache Timing Considerations.....	16
2.1.5	Miscellaneous	17
2.1.5.1	Reliability, Availability, Serviceability (RAS)	17
2.1.5.2	System Measurement Interface (SMI)	18
2.1.5.3	Other Processor Components	18
2.2.	Processing Unit Chip	
	<i>D.Bock.....</i>	19
2.2.1	Design Considerations.....	19
2.2.2	Block Diagram Description.....	20
2.2.3	Modes of Operation	21
2.2.3.1	S/370 Mode	24
2.2.3.2	Micromode	25
2.2.3.3	Forced Operations	26
2.2.4	Pipelining	27
2.2.5	Data Local Store Layout.....	31
2.2.6	Micro Instructions	31
2.2.6.1	Data Local Store Addressing.....	33
2.2.6.2	Microinstructions Types and Formats.....	34

2.2.6.3	Reducing the Number of Branch Microinstructions.....	36
2.2.7	Data Flow Logic	37
2.2.7.1	ALU, Shift, Units and DLS	37
2.2.7.2	Bus Unit and Processor Bus Operations.....	39
2.2.8	Prefetch Buffer	41
2.2.9	Floating-Point Coprocessor Interface.....	43
2.3	Timer Support <i>W. Kumpf</i>	44
2.3.1	Introduction to the Timer Functions.....	44
2.3.2	Format of the Timer Binary Counters	45
2.3.3	Functional Description and Block Diagram.....	46
2.3.4	Communication with the CPU	48
2.3.5	Programmable Clock Cycle Time.....	49
2.4.	Memory Management Unit Chip <i>H. Fuhrmann</i>	49
2.4.1	Overview.....	49
2.4.2	Storage Hierarchy Elements	50
2.4.2.1	Virtual Storage Addressing.....	50
2.4.2.2	Translation-Lookaside Buffer.....	51
2.4.2.3	Cache Operation.....	53
2.4.2.4	Key Store.....	54
2.4.2.5	Combined Operation	55
2.4.3	MMU Chip Data Flow	56
2.4.4	Array Macros	63
2.4.4.1	Translation-Lookaside Buffer (TLB).....	64
2.4.4.2	Cache Directory.....	67
2.4.4.3	Cache Array	70
2.4.4.4	Keystore	73
2.4.5	Storage Controller Interface	74
2.5.	Storage Controller Chip <i>R. Müller</i>	76
2.5.1	STC Chip Structure	77
2.5.1.1	Memory Control Unit	77
2.5.1.2	Error Correction Unit	79
2.5.1.3	STC Chip Interfaces	80
2.5.2	Memory Organization and Control Overview.....	81
2.5.2.2	Memory Card	81
2.5.2.3	Memory Performance	83
2.5.2.4	Fetch Operation.....	84
2.5.2.5	Store Operation	85
2.5.3	Data Integrity	85
2.5.3.1	Refresh	86
2.5.3.2	ECC (Error Correction Codes).....	88
2.5.3.3	Complement Retry	92
2.5.3.4	Redundant Bit	93
2.5.3.5	Scrub	94

Contents

2.5.3.6	Address Fault Protection.....	95
2.5.4	Diagnostics	96
2.5.5	Personalization	97
2.6.	Floating Point Coprocessor <i>J.-L. Peter, C. Sitbon, W. Kumpf</i>	98
2.6.1	General Description.....	99
2.6.2	Floating-Point Instructions and Data Format.....	100
2.6.3	FPU Interface and Communication	100
2.6.4	Chip Logical Description.....	103
2.6.4.1	Overview.....	103
2.6.4.2	Exponent Dataflow.....	104
2.6.4.3	Mantissa Dataflow	104
2.6.5	Reliability, Checking and Testing.....	106
2.6.5.1	Reliability	106
2.6.5.2	Checking.....	106
2.6.6	Performance.....	107
2.7.	Bus Interface Chips.....	108
2.7.1	Overview.....	108
2.7.2	MBA Chip	109
2.7.3	BCU Chip.....	110
2.8.	Clock Chip <i>K.-D. Müller, D. Schmunkamp</i>	112
2.8.1	Central Clock Generation Versus Distributed Clock Generation	112
2.8.2	Logical Implementation.....	113
2.8.3	Timing Tolerances, Reset and Checking.....	114
2.9.	Clocking <i>H. Schulze-Schoelling</i>	118
2.9.1	Clock Signal Types	118
2.9.2	Clock Generation Flow	118
2.9.3	Clock Pulse Generation	119
2.9.4	Evaluation of the Clock Skews.....	120
2.9.5	Logic Chip Clock Distribution	122
2.9.5.1	Standard On-Chip Clock Distribution.....	123
2.9.5.2	High Performance On-Chip Clock Distribution	123
2.9.6	Evaluation of the Clocking Scheme.....	125
2.9.7	Clock Variation	125
2.10.	Processor Bus <i>H. Fuhrmann, H. Schulze-Schoelling</i>	128
2.10.1	Processor Bus Connections	128
2.10.2	Processor Bus Implementation.....	128
2.10.3	Processor Bus Operation Example.....	129
2.11.	Reliability, Availability, Serviceability <i>P. Rudolph</i>	132
2.11.1	Overview	132
2.11.2	RAS Strategy and Requirements	134
2.11.3	Initial Chip Set Start and Loading	135
2.11.4	Error Detection.....	139

2.11.5	Machine Check Handling	140
2.11.6	Support Interface	141
2.11.6.1	Unit Support Interface Description	141
2.11.6.2	Unit Support Interface Operation.....	142
Part 3.	Logic Design Tools.....	145
3.1.	Logic Design System Overview	
	<i>W. Rösner</i>	145
3.2.	Hardware Design Language	148
3.2.1	Overview	148
3.2.2	The Design Level.....	149
3.2.3	Design Rules Checks	151
3.2.4	The Macro Level	154
3.2.5	The System Level.....	155
3.2.6	Design System Dataflow.....	155
3.2.7	Overall Comparison with VHDL.....	156
3.3.	Logic Synthesis	
	<i>B. Kick</i>	158
3.3.1	Overview	158
3.3.2	Logic Synthesis Methodology.....	158
3.3.3	LSS Overview	160
3.3.4	Technology Information	164
3.3.5	Partitioned Synthesis	167
3.3.6	Synthesis Experience	169
3.4	Logic Synthesis Design Experience	
	<i>H. Kriese</i>	171
3.4.1	Overview	171
3.4.2	The Design System	171
3.4.3	Challenges in Using LSS.....	172
3.4.4	Delay Optimization and the Use of LSS	173
3.4.5	Results and Designers' Echo.....	174
3.4.6	Discussion.....	176
3.4.7	Conclusions.....	176
3.5.	Timing Analysis and Verification	
	<i>S. Heinkele</i>	177
3.5.1	Overview	177
3.5.2	Delay Equations	177
3.5.3	Capacitance Estimate.....	178
3.5.4	Multiple Clock Designs	181
3.5.5	Multiple Cycle Paths	182
3.5.6	Global Timing Correction for Logic Synthesis.....	183
3.6.	Logic Design Verification	
	<i>H. Kriese</i>	184
3.6.1	Overview	184
3.6.2	The Concept of Using Logic Simulation	185
3.6.3	Modelling Requirements.....	186
3.6.4	The Phases in Logic Design Verification.....	187

3.6.5	What Drives the Simulation - Testcases	188
3.6.6	The Testcase Execution Control Program	189
3.7.	Logic Simulation <i>W. Rösner</i>	190
3.7.1	Overview	190
3.7.2	Hardware Specification Languages.....	194
3.7.3	Compilation Techniques	196
3.7.4	Simulation Control	198
3.7.5	Distributed Simulation.....	199
Part 4.	Chip Technology.....	201
4.1	Chip Technology Overview <i>G. Koetzle</i>	201
4.1.1	Technology	202
4.1.2	Circuit Library and Chip Image	203
4.2.	Master Image Chip <i>H. Schettler</i>	204
4.3.	VLSI Book Library and Array Macros <i>O. Wagner</i>	207
4.3.1	Cell Design	207
4.3.2	Circuit Library.....	208
4.3.3	Sub-Circuit Elements.....	209
4.3.4	Macro Design	210
4.4.	A New I/O Driver Circuit <i>T. Ludwig</i>	211
4.4.1	Problem Definition	211
4.4.2	Driver Family	212
4.4.3	Dynamic Control.....	214
4.5.	Embedded Array Macros <i>K. Helwig, H. Lindner</i>	215
4.5.1	Array Configurations.....	218
4.5.2	Storage Cell and Circuit Design	220
4.5.3	Array Integration.....	221
4.5.4	Testing of Embedded Arrays	222
4.6.	Packaging <i>R. Stahl</i>	227
4.6.1	Overview	227
4.6.2	First Level Packaging	227
4.6.3	Electrical Considerations	233
4.6.4	Second Level Package.....	233
Part 5.	Semiconductor Technology	243
5.1.	Design for Testability <i>M. Kessler</i>	243
5.1.1	Overview	243
5.1.2	Failure Types and Failure Models.....	244
5.1.3	Structural Test	244

5.1.4	Design for Testability245
5.1.5	LSSD (Level Sensitive Scan Design).....	.246
5.1.5.1	Overview246
5.1.5.1	LSSD Rules and Partitioning247
5.1.6	Additional Test Features248
5.1.6.1	Internal Tristate Driver248
5.1.6.2	Observation Points.....	.249
5.1.6.3	Logic Circuit Layout Optimized for Defect Sensitivities	.252
5.1.7	Random Pattern Testing.....	.252
5.1.8	Auto Diagnostic.....	.255
5.2.	Test and Characterization	
5.2.1	<i>J. Riegler, P.H. Roth, D. Wendel</i>255
5.2.1.1	Wafer and Module Test.....	.255
5.2.1.2	Test Overview255
5.2.1.2	Process Parameter Test.....	.257
5.2.1.3	Logic Test on Wafer and Module258
5.2.1.4	Functional Pattern Test.....	.258
5.2.1.5	Logic Test Equipment259
5.2.2	Failure Localization and Characterization259
5.2.2.1	Second Metal Test259
5.2.2.2	Internal Probing Station260
5.2.2.3	Fail Locating by Internal Probing262
5.2.2.4	Performance Verification262
5.3.	Semiconductor Process / Device Design	
5.3.1	<i>K.E. Kroell, M. Schwartz, D. Thomas</i>264
5.3.2	The Semiconductor Process264
5.3.2	Layout Rules267
5.3.3	Electrical Device Properties268
5.4	Failure Analysis	
5.4.1	<i>B. Garben</i>270
5.4.1	Purpose of Failure Analysis.....	.270
5.4.2	Failure Analysis Strategy and Methods.....	.270
5.4.3	Failure Analysis Examples.....	.272
5.4.3.1	Particles272
5.4.3.2	Metal Interruptions at Steep Steps272
5.4.3.3	Oxide Residues in Contact Holes273
5.4.3.4	Leakage between Vdd and Ground274
5.4.3.5	Signal to Ground Leakage.....	.276
5.4.3.6	Source-Drain Leakage277
5.4.3.7	Latch-Up278
Part 6.	Physical Design Tools281
6.1	Physical Design Concept	
	<i>G. Koetzle</i>281
	Hierarchical Physical Design	
	<i>U. Schulz, K. Klein</i>283
	Methodology283

6.2.2	Partitioning and Floorplanning	283
6.2.3	Implantation	285
6.2.4	Detailed Processing.....	286
6.2.5	Chip Assembly.....	291
6.3	Hierarchical Layout and Checking	
	<i>K. Pollmann, R. Zühlke</i>	292
6.3.1	Chip Layout	292
6.3.2	Chip Merge and Final Data Generation	292
6.3.3	Checking.....	293
6.4.	Delay Calculator and Timing Analysis	
	<i>P.H. Roth, H.G. Bilger</i>	294
6.4.1	Circuit Delay	294
6.4.2	Calculation Method and Simulation.....	295
6.4.3	Fitting Method (Least Square Fit)	296
6.5.	Physical Design Experience	
	<i>G. Koetzle</i>	298
6.5.1	Master Image Development.....	298
6.5.2	Physical Design.....	299
6.5.3	Hardware Bring-Up.....	299
6.5.4	Lessons Learned	300
Part 7.	System Implementation.....	301
7.1.	ES/9370 System Overview.....	301
7.2.	High Level Microprogramming in I370	
	<i>J. Märgner, H. Schwermer</i>	303
7.2.1	Overview	303
7.2.2	Concepts and Facilities.....	304
7.2.2.1	Processor Structure	304
7.2.2.2	Instruction Interpretation	305
7.2.2.3	Control Spaces and Associated Instructions.....	305
7.2.2.4	Mode Control and Associated Instructions	307
7.2.3	ES/9370 Realization.....	308
7.2.3.1	ES/9370 System Structure.....	309
7.2.3.2	Service Processor to I/O Controller Communication.....	310
7.2.3.3	Extending the Kernel Functions	311
7.2.3.4	Simulation Concept for I370 Programs	313
7.2.4	Conclusions and Outlook	314
7.3.	System Bring-Up and Test	
	<i>W.H. Hehl</i>	316
7.3.1	Overview	316
7.3.2	Bring-Up Strategy.....	318
7.3.3	Basic Bring-Up Process	318
7.3.3.1	Sub-Architectural Verification	320
7.3.3.2	Architecture Verification	321
7.3.3.3	Testing Under the PAS Control Program.....	321
7.3.3.4	System I/O and Interaction Testing.....	322
7.3.4	System Bring-Up	322

7.3.5	Regression Testing.....	323
7.3.6	Bring-Up Results and Error Corrections.....	324
7.3.6.1	Basic Bring-Up	325
7.3.6.2	System Bring-Up	325
7.3.7	Summary and Conclusions	325
7.4.	Outlook.....	326
 Authors		 329
 References
 Glossary
 Index