

CONTENTS

of

1 INTRODUCTION

of

of Testing

of Test

Of of Test

scope and Contents of

of

References

2 CONVENTIONAL TEST METHOD

Enrichment Test

Test Error

Continuous Test Method

46

has some some Me

of Test points

Reference

3 PROBLEM TESTING

of Testing

Example of the

CONTENTS

Conventions Test Methods

informativity

Illustrations Testbed Technologies and Test Methods

Portability Timing Synchronization Interface

Algorithms

Key

References

99

4 DESIGN FOR TESTABILITY

Testability

Low System Test

4.3 Low Testability

Approach Design

Environments and Test

Key

96

References

5 LATCH-SCANNING ARRANGEMENT

for latch and

type of Latch-scanning Arrangement

Public

Operation

Modification of Set

Timing Operation

Implementation between Control and LS:

Logic and of

Key For

References

SWITCHING OF INPUT/OUTPUT PORTS

6.1	<i>Second Main Step Toward In-System At-Speed Testability.</i>	136
6.2	<i>Partitioning . . .</i>	137
6.3	<i>Switching of Output Ports</i>	141
6.4	<i>Multiplexing and Demultiplexing of Input and Output Ports</i>	149
	<i>Summary of Key Points</i>	165
	<i>References</i>	166

INTERNAL PATTERN GENERATION AND RESPONSE COMPACTION

7.1	<i>Introduction.</i>	169
7.2	<i>Generation of Pseudorandom Patterns</i>	172
7.3	<i>Compaction of Test-Response Patterns</i>	175
7.4	<i>Superposition and Compensation</i>	180
7.5	<i>Implementation of Pseudorandom-Pattern Tests</i>	182
	<i>Summary of Key Points</i>	203
	<i>References</i>	205

8 ISOLATION AND SELF-SUFFICIENCY

8.1	<i>Introduction.</i>	213
8.2	<i>Leading Cases in Point.</i>	215
8.3	<i>Incorporation of Isolation and Self-Sufficiency</i>	221
8.4	<i>Chip-Level Isolation and Self-Sufficiency</i>	224
8.5	<i>ISAST Design by Using On-Chip Feedback</i>	228
8.6	<i>Extension of ISAST to Higher Package-Levels</i>	235
	<i>Summary of Key Points</i>	248
	<i>References</i>	251

SOFTWARE AND EQUIPMENT SUPPORTS

9.1	<i>Introduction</i>	260
9.2	<i>Main Types of Test-Software Supports</i>	265

9.3 *Recent Developments* 280
Summary of Key Points 284
References 288

TAKING STOCK AND LOOKING AHEAD

10.1 *Evaluation* 313
10.2 *Taking Stock* 320
10.3 *Analysis* 334
10.4 *Possibilities for Optimization* 363
10.5 *Looking Ahead* 376
Summary of Key Points 388
References 392

A PENNY FOR MY THOUGHTS?

11.1 *A Bunch of Questions* 394
11.2 *Two Frontiers for Progress* 417
11.3 *A Bouquet of Hopes* 426
Summary of Key Points 443
References 444

FUTURE OF TEST-ENGINEERING

12.1 *Future Role of Test-Engineer* 447
12.2 *Future of ATE* 451
12.3 *Viva Design for Testability!* 456
Summary of Key Points 469
References 471

Appendixes

**A LATCHES, MULTIPLEXERS
AND DEMULTIPLEXERS**

A.1 *Functions of Latches, Multiplexers and Demultiplexers* 473
A.2 *Basic Structure of Flipflop* 475
A.3 *Basic Structures of Latch Circuits* 484

<i>A.4 Polarity-Hold Latch Based on Using AND-OR Flipflops</i>	486
<i>A.5 Polarity-Hold Latch Based on Using NOR/NAND Flipflops</i>	495
<i>A.6 Multiplexers and Demultiplexers for Path Switching</i>	497
<i>Summary of Key Points</i>	508
<i>References</i>	509

B TIMING CONSIDERATIONS FOR LATCH AND LSA OPERATION

<i>B.1 Timing Considerations for Latch Operation</i>	511
<i>B.2 Analysis of Scan-Path LSA Circuit</i>	521
<i>B.3 Analysis of LSSD-SRL Circuit</i>	525
<i>B.4 Differences between Scan-Path and LSSD-SRL</i>	525
<i>B.5 Aspects of Comparison</i>	527
<i>B.6 Single- vs. Double-Clock Control: Reliability of Operation</i>	536
<i>B.7 Single- vs. Double-Clock: Design Flexibility and Cycle-Speed</i>	541
<i>B.8 Single- vs. Double-Clock Control: Costs</i>	554
<i>Summary of Key Points</i>	
<i>References</i>	558

C OPERATION OF PATTERN GENERATORS AND COMPRESSORS

<i>C.1 Introduction</i>	
<i>C.2 Pseudorandom-Pattern Generation.</i>	559
<i>C.3 Pattern Compression</i>	563
<i>C.4 Superposition and Compensation.</i>	568
<i>Summary of Key Points</i>	583
<i>References</i>	584
<i>Bibliography: Explanations of Abbreviations Used</i>	585
<i>Bibliography: Papers</i>	591
<i>Books</i>	681

Subject Index