CONT NTS

et a.

1 NTRODUCTION

of Tei ing Tei Oi of Tei cope and Conte of Tey Parforme

2 CONVINTONALT TMETHOD

En jer Testiv

Tes Far

Conventions Tes Me That Ion Me of the vints

46

'eje e u

3 PROBLIM NTETNG

it') Te: ing

Evanor of the

CONTENTS

	Communitions Tes Methods	
	onfc lity	
Initations	Tester Tack plogies and Tast Mar	hede
erta	ing Sunchronization	terface
halvar		
-	ey	

68

96

Rej

4 D GN O T TABILITY

Testabilit

	low	·S15	Te	
₹ .3	low	nos i	bility	
1pp a		Dasign		
	Evalut	me d Tes	10	
		"ey		

Butaronear

5 LATCH SCANNING ARRAN MINT

for tch ind

it of Latch anning Arrangeme

Public

	Arris 1	
Madif	of Sec	
Ti) th	Aparai,	ion
anperio	helmoon Soon Par	ind LS
Impe	aid	of

Key For

ofaran

SWITCHING OF INPUT/OUTPUT PORTS

6.1	Second Main Step Toward In-System At-Speed Testability.		. 136
6.2	Partitioning		. 137
6.3	Switching of Output Ports	•	. 141
6.4	Multiplexing and Demultiplexing of Input and Output Port	ts.	149
	Summary of Key Points	•	165
	References		166
IN ⁻	FERNAL PATTERN GENERATION		
	AND RESPONSE COMPACTION		
7.1	Introduction		169
7.2	Generation of Pseudorandom Patterns		172
7.3	Compaction of Test-Response Patterns .		175
7.4	Superposition and Compensation		180
7.5	Implementation of Pseudorandom-Pattern Tests		182
	Summary of Key Points .		203
	References		205
ISC	DLATION AND SELF-SUFFICIENCY		
8.1	Introduction		. 213
8.2	Leading Cases in Point		. 215
8. <i>3</i>	Incorporation of Isolation and Self-Sufficiency		. 221
8. 4	Chip-Level Isolation and Self-Sufficiency		. 224
8.5	ISAST Design by Using On-Chip Feedback		. 228
8.6	Extension of ISAST to Higher Package-Levels		. 235
	Summary of Key Points		. 248
	References		. 251

8

SOFTWARE AND EQUIPMENT SUPPORTS

9.1	Introduction	260
9.2	Main Types of Test-Software Supports	265

	Q 7	Recent Developments		• • •
	2.5	Summary of Kay Delate	•	280
		Summary of Key Points	•	284
		References	•	288
	TAI	KING STOCK AND LOOKING AHEAD		
	10.1	Evaluation		313
	10.2	Taking Stock		320
	10.3	Analysis		334
	10.4	Possibilities for Optimization		363
	10.5	Looking Ahead		376
		Summary of Key Points		388
		References		392
	A P	ENNY FOR MY THOUGHTS?		
	11.1	A Bunch of Questions		394
	11.2	Two Frontiers for Progress		417
	11.3	A Bouquet of Hopes		426
		Summary of Key Points		443
		References		444
	FUT	URE OF TEST-ENGINEERING		
	12.1	Future Role of Test-Engineer		447
	12.2	Future of ATE		451
	12.3	Viva Design for Testability!		456
		Summary of Key Points		469
		References		471
Appe	endixes			
Α	LATC	HES, MULTIPLEXERS		
	AN	D DEMULTIPLEXERS		

A.1	Functions of Latches, Multiplexers and Demultiplexers.	473
A.2	Basic Structure of Flipflop	475
Ą .3	Basic Structures of Latch Circuits	484

		CONTENTS	xi
	A.4	Polarity-Hold Latch Based on Using AND-OR Flipflops	486
	A.5	Polarity-Hold Latch Based on Using NOR/NAND Flipflops	495
	A .6	Multiplexers and Demultiplexers for Path Switching	497
		Summary of Key Points	508
		References	509
Β	TIN	AING CONSIDERATIONS FOR	
		LATCH AND LSA OPERATION	
	B .1	Timing Considerations for Latch Operation	511
	B .2	Analysis of Scan-Path LSA Circuit	521
	B .3	Analysis of LSSD-SRL Circuit	525
	B.4	Differences between Scan-Path and LSSD-SRL	525
	B .5	Aspects of Comparison	527
	B .6	Single- vs. Double-Clock Control: Reliability of Operation	536
	B .7	Single- vs. Double-Clock: Design Flexibility and Cycle-Speed	541
	B .8	Single- vs. Double-Clock Control: Costs	554
		Summary of Key Points	
		References	558
С	OP	ERATION OF PATTERN GENERATORS AND COMPRESSORS	

C.1	Introduction	
C.2	Pseudorandom-Pattern Generation	. 559
C.3	Pattern Compression	. 563
C.4	Superposition and Compensation	. 568
	Summary of Key Points	. 583
	References	. 584
Bibi	liography: Explanations of Abbreviations Used	585
Bibi	liography: Papers	591
	. Books.	681

Subject Index